[go: up one dir, main page]

"Timing-Abstract Circuit Design in Transaction-Level Verilog."

Steven F. Hoover (2017)

Details and statistics

DOI: 10.1109/ICCD.2017.91

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23