default search action

combined dblp search
author search
venue search
publication search

ask others

"Data-parallel simulation for fast and accurate timing validation of CMOS ..."

Eric Schneider et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ICCAD.2014.7001324

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/SchneiderHWW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/SchneiderHWW14
Eric Schneider, Stefan Holst, Xiaoqing Wen, Hans-Joachim Wunderlich:
Data-parallel simulation for fast and accurate timing validation of CMOS circuits. ICCAD 2014: 17-23

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.