default search action

combined dblp search
author search
venue search
publication search

ask others

"Hardware Flexible Systolic Architecture for Convolution Accelerator in ..."

Paulo Aaron Aguirre-Álvarez, Javier Díaz-Carmona, Moisés Arredondo-Velázquez (2022)

> Home

Details and statistics

DOI: 10.1109/TSP55681.2022.9851310

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/tsp/Aguirre-Alvarez22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tsp/Aguirre-Alvarez22
Paulo Aaron Aguirre-Álvarez, Javier Díaz-Carmona, Moisés Arredondo-Velázquez:
Hardware Flexible Systolic Architecture for Convolution Accelerator in Convolutional Neural Networks. TSP 2022: 305-309

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.