default search action
ACM Transactions on Reconfigurable Technology and Systems, Volume 14
Volume 14, Number 1, November 2020
- Xuzhi Zhang
, Xiaozhe Shao, George Provelengios, Naveen Kumar Dumpala, Lixin Gao, Russell Tessier
CoNFV: A Heterogeneous Platform for Scalable Network Function Virtualization. 1:1-1:29 - Alexander E. Beasley
An OpenGL Compliant Hardware Implementation of a Graphic Processing Unit Using Field Programmable Gate Array-System on Chip Technology. 2:1-2:24 - Kaan Kara, Gustavo Alonso:
PipeArch: Generic and Context-Switch Capable Data Processing on FPGAs. 3:1-3:28 - Soheil Mohajer, Zhiheng Wang
Parallel Unary Computing Based on Function Derivatives. 4:1-4:25 - Nikolaos Kyparissas
Large-scale Cellular Automata on FPGAs: A New Generic Architecture and a Framework. 5:1-5:32
Volume 14, Number 2, July 2021
- Adriaan Peetermans
Design and Analysis of Configurable Ring Oscillators for True Random Number Generation Based on Coherent Sampling. 7:1-7:20 - Shenghsun Cho, Mrunal Patel, Michael Ferdman, Peter A. Milder
Practical Model Checking on FPGAs. 8:1-8:18 - Rui Ma, Jia-Ching Hsu, Tian Tan, Eriko Nurvitadhi, David Sheffield, Rob Pelt, Martin Langhammer, Jaewoong Sim, Aravind Dasu, Derek Chiou:
Specializing FGPU for Persistent Deep Learning. 10:1-10:23
- Zhen Zhou, Debiao He
A Software/Hardware Co-Design of Crystals-Dilithium Signature Scheme. 11:1-11:21
Volume 14, Number 3, September 2021
- Ryota Yasudo, José Gabriel de Figueiredo Coutinho, Ana Lucia Varbanescu, Wayne Luk, Hideharu Amano, Tobias Becker, Ce Guo:
Analytical Performance Estimation for Large-Scale Reconfigurable Dataflow Platforms. 12:1-12:21 - Endri Taka, Konstantinos Maragos, George Lentaris, Dimitrios Soudris
Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks of 16-nm FinFET FPGAs. 13:1-13:30 - Arif Sasongko
Hardware Context Switch-based Cryptographic Accelerator for Handling Multiple Streams. 14:1-14:25 - Enrico Reggiani, Emanuele Del Sozzo
Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL Components. 15:1-15:33 - Abeer Y. Al-Hyari, Hannah Szentimrey, Ahmed Shamli, Timothy Martin, Gary Gréwal, Shawki Areibi:
A Deep Learning Framework to Predict Routability for FPGA Circuit Placement. 16:1-16:28
Volume 14, Number 4, December 2021
- Yi-Hsiang Lai, Ecenur Ustun, Shaojie Xiang, Zhenman Fang, Hongbo Rong, Zhiru Zhang:
Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects. 17:1-17:39 - Tao Yang, Zhezhi He, Tengchuan Kou, Qingzheng Li, Qi Han, Haibao Yu, Fangxin Liu, Yun Liang, Li Jiang:
BISWSRBS: A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern and Mixed Precision Quantization. 18:1-18:28 - Mark Wijtvliet, Henk Corporaal, Akash Kumar:
CGRA-EAM - Rapid Energy and Area Estimation for Coarse-grained Reconfigurable Architectures. 19:1-19:28 - Zhenghua Gu, Wenqin Wan, Jundong Xie, Chang Wu:
Dependency Graph-based High-level Synthesis for Maximum Instruction Parallelism. 20:1-20:15 - José Romero Hung
ACE-GCN: A Fast Data-driven FPGA Accelerator for GCN Embedding. 21:1-21:23 - Sebastian Sabogal, Alan D. George
Reconfigurable Framework for Resilient Semantic Segmentation for Space Applications. 22:1-22:32
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-15 01:16 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: