default search action
17th RSP 2006: Chania, Crete, Greece
- 17th IEEE International Workshop on Rapid System Prototyping (RSP 2006), 14-16 June 2006, Chania, Crete, Greece. IEEE Computer Society 2006, ISBN 0-7695-2580-6
Introduction
- Message from the General Chairs.
- Message from the Organizing Chair.
- Message from the Program Chairs.
- Acknowledgments.
- Conference Committees.
Session 1: Software Verification
- Philipp Graf, Klaus D. Müller-Glaser:
Dynamic Mapping of Runtime Information Models for Debugging Embedded Software. 3-9 - Luis Pedro
, Levi Lucio, Didier Buchs:
Principles for System Prototype and Verification Using Metamodel Based Transformations. 10-17 - Doron Drusinsky, Man-tak Shing, Kadir Alpaslan Demir
Creation and Validation of Embedded Assertion Statecharts. 17-23 - Marcio Ferreira da Silva Oliveira, Lisane B. de Brisolara
Early Embedded Software Design Space Exploration Using UML-Based Estimation. 24-32
Session 2: Hardware Performance Estimation
- Ming Yang, Nikolaos G. Bourbakis:
A Prototyping Tool for Analysis and Modeling of Video Transmission Traces over IP Networks. 33-39 - Basant Kumar Dwivedi, Arun Kejariwal, M. Balakrishnan, Anshul Kumar:
Rapid Resource-Constrained Hardware Performance Estimation. 40-46 - Smaïl Niar, Nicolas Inglart:
Rapid Performance and Power Consumption Estimation Methods for Embedded System Design. 47-53 - Christoforos Kachris, Stamatis Vassiliadis:
Performance Evaluation of an Adaptive FPGA for Network Applications. 54-62
Session 3: Design Methodologies
- Sanggyu Park, Sang-yong Yoon, Soo-Ik Chae:
A Mixed-Level Virtual Prototyping Environment for Refinement-Based Design Environment. 63-68 - Benaoumeur Senouci, Aimen Bouchhima, Frédéric Rousseau, Frédéric Pétrot, Ahmed Amine Jerraya:
Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach". 69-75 - Pedro J. Lobo, M. A. Freire, Matías J. Garrido, César Sanz
The Prototyping Methodology of a Data Receiver for Digital Audio Broadcasting (DAB) Networks. 76-81 - Thinh M. Le, Xiaohua Tian, B. L. Ho, J. Nankoo, Yong Lian
System-on-Chip Design Methodology for a Statistical Coder. 82-90
Session 4: Hardwared Verification
- Michel Metzger, Frédéric Bastien, Frédéric Rousseau, Julie Vachon, El Mostapha Aboulhamid:
Introspection Mechanisms for Semi-Formal Verification in a System-Level Design Environment. 91-97 - Katell Morin-Allory, Laurent Fesquet, Dominique Borrione:
Asynchronous Assertion Monitors for multi-Clock Domain System Verification. 98-102 - Cécile Braunstein, Emmanuelle Encrenaz:
Formalizing the Incremental Design and Verification Process of a Pipelined Protocol Converter. 103-109 - Anupam Chattopadhyay, Arnab Sinha, Diandian Zhang, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Integrated Verification Approach during ADL-Driven Processor Design. 110-118
Session 5: Software Prototyping Methodologies
- Daniel Cheung-Foo-Wo, Jean-Yves Tigli, Stephane Lavirotte, Michel Riveill
Wcomp: a Multi-Design Approach for Prototyping Applications using Heterogeneous Resources. 119-125 - Tianzhou Chen, Yin Yan, Hongjun Dai, Hu Wei:
An Agile BSP Modeling Methodology: Cross Platform BSP Framework (CPBF). 126-132 - Isabelle Hurbain, Corinne Ancourt, François Irigoin, Michel Barreteau, Nicolas Museux, Frederic Pasquier:
A Case Study of Design Space Exploration for Embedded Multimedia Applications on SoCs. 133-139 - Ang Chen, Didier Buchs:
Generative Business Process Prototyping Framework. 140-148
Session 6: Co-Design
- Graham Mathias, Kenneth B. Kent
An Embedded Java Virtual Machine Using Network-on-Chip Design. 149-155 - Lobna Kriaa, Aimen Bouchhima, Wassim Youssef, Frédéric Pétrot, Anne-Marie Fouillart, Ahmed Amine Jerraya:
Service Based Component Design Approach for Flexible Hardware/Software Interface Modeling. 156-162 - Melissa Vetromille, Luciano Ost
RTOS Scheduler Implementation in Hardware and Software for Real Time Applications. 163-168 - Bruno Girodias, Youcef Bouchebaba, Gabriela Nicolescu, El Mostapha Aboulhamid, Pierre G. Paulin, Bruno Lavigueur:
Application-Level Memory Optimization for MPSoC. 169-178
Session 7: Advanced Simulation Techniques
- Rawat Siripokarpirom:
Platform Development for Run-Time Reconfigurable Co-Emulation. 179-185 - Luiza Gheorghe, Faouzi Bouchhima, Gabriela Nicolescu, Hanifa Boucheneb:
Formal Definitions of Simulation Interfaces in a Continuous/Discrete Co-Simulation Tool. 186-192 - Carsten Bieser, Klaus D. Müller-Glaser:
Rapid Prototyping Design Acceleration Using a Novel Merging Methodology for Partial Configuration Streams of Xilinx Virtex-II FPGAs. 193-199 - Eftichios Koutroulis, Kostas Kalaitzakis
Development of an FPGA-based System for Real-Time Simulation of. 200-208
Session 8: Hardwared Implementation
- Kenneth B. Kent
Parameter-Specific FPGA Implementation of Edit-Distance Calculation. 209-215 - Vagner S. Rosa, Eduardo A. C. da Costa
A High Performance Parallel FIR Filters Generation Tool. 216-222 - Euripides Sotiriades, Christos Kozanitis, Grigorios Chrysos, Apostolos Dollas:
Rapid Phototyping of a System-on-a-Chip for the BLAST Algorithm Implementation. 223-229 - Felix Mühlbauer
Design and Implementation of an Object Tracker on a Reconfigurable System on Chip. 230
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-16 22:15 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: