default search action
ISED 2013: Singapore
- 2013 International Symposium on Electronic System Design, Singapore, December 10-12, 2013. IEEE Computer Society 2013, ISBN 978-0-7695-5143-2
- R. Raja, S. Kumaravel, B. Venkataramani, Ganesh Yashavant Magar:
A 1.8V 2.4 GHz Folded-Switch Mixer for Direct Conversion Receiver. 1-5 - Vinayak Honkote, Renuka Devi Nagarajan:
Process Variation Sensitivities of Rotary Traveling Wave and Mobius Standing Wave Oscillators. 6-10 - Vinay S. Palaparthy, S. U. Susha Lekshmi, Jobish John, Shahbaz Sarik, Maryam Shojaei Baghini, Devendra Narain Singh:
Soil Moisture Measurement System for DPHP Sensor and In Situ Applications. 11-15 - Manodipan Sahoo
, Hafizur Rahaman
Impact of Inductance on the Performance of Single Walled Carbon Nanotube Bundle Interconnects. 16-20 - Bibhash Sen, Mrinal Goswami
Design of Sequential Circuits in Multilayer QCA Structure. 21-25 - Chandan Bandyopadhyay, Debashri Roy, Dipak Kumar Kole, Kamalika Datta, Hafizur Rahaman
ESOP-Based Synthesis of Reversible Circuit Using Improved Cube List. 26-30 - Arindam Banerjee, Debesh Kumar Das:
The Design of Reversible Multiplier Using Ancient Indian Mathematics. 31-35 - Basireddy Karunakar Reddy, Srinivas Sabbavarapu
A Novel and Unified Digital IC Design and Automation Methodology with Reduced NRE Cost and Time-to-Market. 36-40 - Prabir Saha
Reciprocal Unit Based on Vedic Mathematics for Signal Processing Applications. 41-45 - Rakshith Saligram:
Design of Low Logical Cost Conservative Reversible Adders Using Novel PCTG. 46-51 - Abhinav Agarwal, Abhijeet Singh, Amit Acharyya
Energy-Efficient and High-Speed Robust Channel Identification Methodology to Solve Permutation Indeterminacy in ICA for Artifacts Removal from ECG in Remote Healthcare. 52-56 - Li Gang, Jimson Mathew, Dhiraj K. Pradhan:
Multinomial Memristor Model for Simulations and Analysis. 57-61 - Aiman H. El-Maleh
Enhancing Reliability of Combinational Circuits against Soft Errors by Using a Generalized Modular Redundancy Scheme. 62-66 - I. Mamatha
Reduced Complexity Architecture for Convolution Based Discrete Cosine Transform. 67-71 - Saloni Varshney, Manish Goswami, B. R. Singh:
4-6 Bit Variable Resolution ADC. 72-76 - Sukanta Bhattacharjee, Ansuman Banerjee, Tsung-Yi Ho
On Producing Linear Dilution Gradient of a Sample with a Digital Microfluidic Biochip. 77-81 - Sudip Roy, Bhargab B. Bhattacharya, Sarmishtha Ghoshal, Krishnendu Chakrabarty
Optimal Two-Mixer Scheduling in Dilution Engine on a Digital Microfluidic Biochip. 82-86 - Luo Sun, Jimson Mathew, Rishad A. Shafik, Dhiraj K. Pradhan:
Low Power and Robust Binary Tree SRAM Design for Embedded Systems. 87-92 - Yan Lin Aung, Siew Kei Lam, Thambipillai Srikanthan:
Hardware-Software Codesign of EKF-Based Motor Control for Domain-Specific Reconfigurable Platform. 93-97 - Gaurav Mishra, Yan Lin Aung, Meiqing Wu, Siew Kei Lam, Thambipillai Srikanthan:
Real-Time Image Resizing Hardware Accelerator for Object Detection Algorithms. 98-102 - Srinivas Sabbavarapu
A Novel Physical Synthesis Methodology in the VLSI Design Automation by Introducing Dynamic Library Concept. 103-107 - Pranab Roy, Mahua Raha Patra, Hafizur Rahaman
An Intelligent Biochip System for Diagnostic Process Flow Based Integration of Combined Detection Analyzer. 108-112 - Soumyajit Poddar
An Area and Power Efficient Dynamic TDMA Based Photonic Network on Chip. 113-117 - Bibhas Ghoshal, Chittaranjan Mandal, Indranil Sengupta:
Re-using Refresh for Self-Testing DRAMs. 118-122 - Kamlesh Kumar Singh, Neeraj K. Chasta, Maryam Shojaei Baghini:
Experimental Electrical Modeling of Soil for In Situ Soil Moisture Measurement. 123-127 - Mohamad Imran Bin Bandan
Lifetime Reliability-Aware Checkpointing Mechanism: Modelling and Analysis. 128-132 - Shirshendu Das, Hemangee K. Kapoor:
Dynamic Associativity Management Using Fellow Sets. 133-137 - Jason G. Tong, Marc Boule, Zeljko Zilic:
Efficient Data Encoding for Improving Fault Simulation Performance on GPUs. 138-142 - Arighna Deb, Debesh K. Das, Susmita Sur-Kolay:
Modular Design for Symmetric Functions Using Quantum Quaternary Logic. 143-147 - Neelamma K. Patil, S. Vasudha, Lokesh R. Boregowda:
A Novel Method for Illumination Normalization for Performance Improvement of Face Recognition System. 148-152 - Prokash Ghosh
Enhancement of Production Pattern Development Methodology and Best Practices. 153-157 - Srinivas Donapati, Harish Yagain:
A Comparative Study of Effects of CSC on Image Compression Ratios While Using JPEG-XR. 158-161 - Varalakshmi Perumal, Judgi Thangavel, Saranya Ramasamy, Swathy Harish:
Dynamic Trust Establishment and Amended Window Based Monitoring in Cloud. 162-166 - Baisakhi Das, Nirmalya Sundar Maiti, Sukanta Das, Mousumi Saha, Biplab K. Sikdar
Design of an Efficient Scheme for Data Migration in Chip-Multiprocessors. 167-171 - Neelamma K. Patil, S. Vasudha, Lokesh R. Boregowda:
Performance Improvement of Face Recognition System by Decomposition of Local Features Using Discrete Wavelet Transforms. 172-176 - Abhishek Ambede
A New Design Method to Obtain Flexible and Low Complexity Uniform Filter Banks. 177-181 - C. J. Bindu, S. Mridula:
Folded SIR with CSRRs for Ultra Wide Band Applications. 182-185 - Madhumita Sengupta, J. K. Mandal
G-Let Based Authentication/Secret Message Transmission (GASMT). 186-190 - Arindam Sarkar
Double Layer Perceptron Synchronized Computational Intelligence Guided Fractal Triangle Based Cryptographic Technique for Secured Communication (DLPFT). 191-195
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-18 20:31 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: